

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO				Complete If Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i>				Application Number	TO BE ASSIGNED
				Filing Date	September 22, 2003
				First Named Inventor	Priyadarshan Patra et al.
				Group Art Unit	2825 (Anticipated)
				Examiner Name	Annette M. Thompson (Anticipated)
Sheet	1	of	2	Attorney Docket Number	2207/1254202

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

Examiner Signature	J. Chiang	Date Considered	1/11/06
--------------------	-----------	-----------------	---------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation destination number (optional). ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 801.04.

³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 If possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet

2

of

2

Complete if Known

Application Number	TO BE ASSIGNED
Filing Date	September 22, 2003
First Named Inventor	Priyadarshan Patra et al.
Group Art Unit	2825
Examiner Name	Annette M. Thompson (Anticipated)
Attorney Docket Number	2207/1254202

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
TD	1	TILOS: A Posynomial Programming Approach to Transistor Sizing. FISHBURN, J.P., DUNLOP, A.E. Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, N 85CH2233-5), Piscataway, NJ, USA p. 328-328.	
TD	2	Timing driven cell replication during placement for cycle time optimization. NEUMANN, Ingmar and POST, Hans-Ulrich. Integration-The VLSA Journal 27 (1999) pp. 131-141.	
TD	3	Gate Size Optimization for Row-based Layouts. MAHESHWARI, Naresh and SAPATNEKAR, Sachin S.; Midwest Symposium on Circuits and Systems, Vol. 2 (1995). IEEE, Piscataway, NJ, USA 95CB35853, pp. 777-780.	
TD	4	Automatic transistor sizing in high performance CMOS logic circuits. HOPPE, B.; NEUENDORF, G.; and SCHMIDT-Landsiedel D.; VLSI and Computer Peripherals. Available from IEEE Service Cent. (Cat. Publ. by IEEE, IEEE Service Center, Piscataway, NJ, USA., Catalog No. 89CH2704-5), Piscataway, NJ, USA, pp. 5/25-27.	
TD	5	Timing optimization of mixed static and domino logic. ZHAO, Min, SAPATNEKAR, Sachin S. Proceedings - IEEE International Symposium on Circuits and Systems. v. 6 1998. IEEE, Piscataway, NJ, USA, 98CH36187, pp. 266-269.	
TD	6	Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization. JIANG, Yanbin; SAPATNEKAR, Sachin S.; BAMJIL, Cyrus; and KIM, Juho; Available from IEEE Service Cent (Cat. Publ by IEEE, New York, NY, USA. 1063-8210/98), Piscataway, NJ, USA, pp. 625-633.	
TD	7	MOSIZ: A Two-step Transistor Sizing Algorithm based on Optimal Timing Assignment Method for Multi-stage Complex Gates. DAI, Zhi-jian and ASADA, Kunihiro; Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, CH2871-6/89/0000-0201), Piscataway, NJ, USA, pp. 17.3.1-17.3.4.	
TD	8	ICOACH: A circuit optimization aid for CMOS high-performance circuits. CHEN, H.Y. and KANG, S.M. Available from Elsevier INTEGRATION, the VLSI journal 10 (1991) 185-212.	

Examiner Signature	<i>Annette M. Thompson</i>	Date Considered	01-02-06
--------------------	----------------------------	-----------------	----------

¹EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.